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Abstract — The equations for the transfer characteristics, subthreshold swing, and saturation voltage
of double-gate (DG) a-IGZO TFTs, when the top- and bottom-gate electrodes are connected together
(synchronized), were developed. From these equations, it is found that synchronized DG a-IGZO TFTs
can be considered as conventional TFTs with a modified gate capacitance and threshold voltage. The
developed models were compared with the top or bottom gate only bias conditions. The validity of
the models is discussed by using the extracted TFT parameters for DG coplanar homojunction TFTs.
Lastly, the new pixel circuit and layout based on a synchronized DG a-IGZO TFT is introduced.
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1 Introduction
There has been increased interest in adapting amorphous-
indium–gallium–zinc–oxide (a-IGZO) thin-film transistors
(TFTs) as a next-generation TFT technology for active-matrix
flat-panel displays.1,2 The a-IGZO TFTs have a field-effect
mobility (µ) ranging from 8 to 20 cm2/V-sec, a subthreshold
swing (SS) below 200 mV/dec, a threshold voltage (VTH) of
about 0 V, and an off-current below 1 × 10–12 A.3 Thus far,
much of the research efforts have been focused on improv-
ing the a-IGZO material properties as well as the gate-
dielectric interface.4,5 It is important to keep in mind, how-
ever, that the electrical performance of TFTs is also influ-
enced by the device structure.
A double-gate (DG) a-IGZO TFT structure has both a
bottom-gate (BG) and a top-gate (TG) electrode that can be
biased differently.6–8 It is well known that the electrical per-
formance of DG TFTs is improved in comparison to single
bottom-gate TFTs because a larger portion of the channel
area is controlled by an additional top-gate electrode. Fur-
thermore, it is found that DG a-IGZO TFT has a higher
stability under light illumination. To understand the opera-
tion principle of a DG a-IGZO TFT, a mathematical analysis
based on device physics is needed. Abe et. al. described the
mathematical analysis of a DG a-IGZO TFT for the condi-
tion when either TG or BG is biased at a constant value and
concluded that the DG TFTs with a constant BG or TG bias
have an electrical performance comparable (or even worse
in the saturation region) to the conventional single-gate
TFT.9 To take advantage of the DG TFT, both TG and BG
should be tied together (synchronized). In this paper, we
present an extension of Abe’s previous work. We analyzed
the DG a-IGZO TFT’s characteristics under synchronized
bias conditions. In the latter part of this paper, the TFT
parameters of the DG a-IGZO coplanar homojunction TFT
are extracted and compared with the developed analytical
model. In addition, a new pixel circuit based on a synchro-
nized DG a-IGZO TFT is introduced for active-matrix liq-
uid-crystal-display (AMLCD) application.
2 Double-gate TFT modeling
Figures 1 and 2 show a schematic cross section of a DG TFT
with a channel length L and channel thickness ts. The
mathematical derivation is based on the following assump-
tions: (i) Constant Mobility: The mobility is constant during
TFT operations; (ii) Gradual Channel: The voltages vary
gradually along the channel from the source to the drain;
(iii) Two-Dimension: The TFT is two-dimensional. The TFT
does not have the channel width (W) dependency; (iv) DC
Measurements: The bias voltage or current can be changed
only after the TFT is under equilibrium states; and (v) Long
Channel: There is no interaction between the source/drain
electrodes. The above assumptions might not be always ade-
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FIGURE 1 — Schematic cross section of a DG TFT (y direction).
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quate for the field-effect transistors (FETs), such as a-IGZO
TFTs. However, we believe that the model using these
assumptions can successfully explain the electrical charac-
teristics of conventional TFT, such as field-effect mobility
(µ), threshold voltage (VTH), and subthreshold swing (SS).
The similar assumptions are also employed in the SPICE
Level 1 model for the FETs.10
On Operation Region: From Fig. 1, the surface
charge density, QS, can be written as the sum of bottom and
top surface charge density (QBS and QTS, respectively)
(1)
From the parallel-plate capacitor model,
(2)
Therefore, the QS can be written as
(3)
where CBI is the capacitances per unit area of the bottom
insulator. V(y) is the channel voltage at the position y, in the
horizontal direction along the channel length from the
source to drain. VBTH0 and VBG correspond to the threshold
voltages of the single-gate TFT only with the bottom elec-
trode and the bias voltage applied on the bottom-gate elec-
trode, respectively. The subscript T is associated with the
top electrode.
The voltage drop dV between y to y + dy is given by
Ref. 11
(4)
By integrating Eq. (4) for the entire channel length
(from y = 0 to L), the drain cur-
rent (ID) of the DG TFT is given by Eq. (5). Over the length
of the channel, the channel voltage varies gradually from the
source voltage V(0) = 0 to the drain voltage V(L) = VD.
(5)
Since VG = VBG = VTG, in synchronized DG opera-
tion, Eq. (5) is simplified into Eq. (6).
(6)
For more simplification, we define the double-gate ca-
pacitances per unit area (CDI) and the threshold voltage of
synchronized DG operation (VDTH)
(7)
(8)
Then, ID can be expressed as
(9)
If the TFT is under linear operation region, VD << VG –
VDTH, the second-order term for VD is canceled out. Then,
Eq. (9) can be approximated into
(10)
Moreover, when VD is larger than VD_SAT (= VG –
VDTH), which is derived from Eq. (3) with the channel
pinch-off condition [QS = 0 and V(L) = VD], the current
does not increase further (saturated). Hence, the saturation
current is
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FIGURE 2 — Schematic cross section of a DG TFT and space-charge
distribution (x direction).
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(11)
These equations are very similar to equations used for
description of conventional TFT’s electrical properties.12
Subthreshold Region:The current in the subthreshold
region of FETs is described by Eq. (12)13,14
(12)
The effective channel thickness (teff) is defined as the
distance from the channel/insulator interface. kB and T are
the Boltzmann’s constant and the absolute temperature,
respectively. And, φ is the potential voltage at the channel
surface. From the definition of subthreshold slope (SS),
(13)
Therefore, it is necessary to find the relationship be-
tween a surface potential (φ) and gate voltage (VG) in the subthres-
hold region.
In Fig. 2, applying Gauss’s laws to the surface 1 ( )
and 2 () yields the following equations:
(14)
(15)
where NBSS is bottom surface trap states in the unit of eV–1-
cm–2 and φB is the potential voltage at the bottom chan-
nel/insulator interface. VBOX is the potential difference
across the bottom-gate insulator. VBOX = (VBG – VBFB) – φB,
where VBFB is the flat-band voltage of the bottom-gate elec-
trode. Again, the subscript T is associated with the top elec-
trode. εs is the permittivity of a-IGZO semiconductor. From
Eqs. (14) and (15), we can derive the equation of a charge
balance Q = 0:
(16)
In synchronized bias condition, VG = VTG = VBG and
we assume that same gate material is used for the top- and
bottom-gate electrodes (VFB = VTFB = VBFB). Thus, Eq.
(16) is rewritten as
(17)
As a next step, the difference of electric potential is
expressed as the integral of the electric field E(x) = –dφB(x)/dx,
thus
(18)
By equating, Eq. (17) into Eq. (18), two relations for
φB and φT are given, where CBSS  q ⋅ NBSS and CS  εs/ts;
(19)
(20)
If the current mainly flows near the bottom interface,
ID is given by
(21)
where tB_eff is the effective channel thickness for the bot-
tom channel. From the definition of SS [Eq. (13)] and Eq.
(21),
(22)
By substituting Eq. (19) into Eq. (22), SS is obtained.
(23)
Then, if CS is larger than the other capacitances,
CS >> CTI, CBI, CTSS, CBSS,
(24)
The a-IGZO TFT used in this work has CS = 295,
CTI = 9.5, CBI = 17.7 and CTSS = CBSS ≈ 9 nF/cm2. From
these values, we can conclude that the above assumption is
reasonable.
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Similarly, when ID mainly flows near the top interface,
the current is given by
(25)
and
(26)
Therefore, the SS of DG TFTs, when VG = VBG =
VTG, can be expressed by
(27)
The value of SO = ln 10⋅kBT/q is about 60 mV at room
temperature. If SS and CDI are known, the NBSS and NTSS
values can be calculated from Eq. (27).
3 Comparison with a conventional TFT
model
The equations developed in the previous sections are sum-
marized in Table 1. The equations for a conventional single-
gate TFT and the DG a-IGZO TFT with a single gate being
biased (i.e., either the TG or BG constant bias is applied) are
also tabulated in Table 1. The equation for DG a-IGZO
TFTs with BG bias (VG = VBG, VTG = 0) is adapted from
Abe’s work, and the equations for TG bias condition (VG =
VTG, VBG = 0) can be derived by replacing the subscripts B
and T, which stand for bottom and top gate, respectively.
Table 1 shows that the DG a-IGZO TFTs with a BG or TG
bias have a reduced saturation mobility µSAT, reduced satu-
ration voltage VD_SAT, and increased SS. The amount of
these changes is related to the ratio between CBI and CTI.
In contrast, the DG TFTs with synchronized bias (VG =
VBG = VTG) does not suffer from any degradation. More-
over, it is worthy to note that the synchronized DG TFTs can
be considered simply as conventional TFTs with a gate ca-
pacitance of CDI = CBI + CTI and a threshold voltage of
VDTH = (CBIVBTH0 + CTIVTTH0)/CDI.
To confirm the validity of the developed models, we
measured the TFT characteristics of the DG coplanar homo-
junction a-IGZO TFTs. The schematic cross section of the
DG a-IGZO TFTs is illustrated in Fig. 3. The TFTs were
fabricated on a Corning 1737 substrate. The Mo layer (100
nm) is sputtered as the gate electrode. An amorphous-sili-
con oxide (a-SiOx) layer of 200-nm thickness is deposited by
PECVD as a bottom-gate insulator. The a-IGZO semicon-
ductor layer (30 nm) and the a-SiOx first passivation layer
(150 nm) were deposited by sputtering. During the deposi-
tion process of the second passivation layer of hydrogenated
amorphous-silicon nitride (a-SiNx:H), the exposed areas of
the a-IGZO layer (not covered with sputtered a-SiOx) were
converted into low-resistance source/drain regions. Lastly,
the 50-nm-thick PECVD a-SiOx is deposited for the third
passivation layer, followed by the formation of 100-nm-thick
Mo source/drain electrodes. More experimental details
about the TFT process can be found in Ref. 15.
The bottom-gate insulator is a 200-nm-thick layer of
silicon oxide and the top-gate insulator is a stacked tri-insu-
lator structure of a-SiOx/a-SiNx/a-SiOx, with a thickness for
each layer of 150/300/50 nm, respectively. The capacitance
of the trilayered structure is calculated using three serially
connected capacitors. The values of CBI, CTI, and CS are
17.7, 9.7, and 295 nF/cm2. The permittivity of 4ε0, 7ε0, and
10ε0 are used for a-SiOx, a-SiNx, and a-IGZO, respectively,
where ε0 is the permittivity of the air. The channel width/length
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TABLE 1 — Summary of different TFT models developed in this work.
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(W/L) is 60 µm/10 µm. A sufficient overlap between top-
and bottom-gate electrodes is used in the TFT layout to
avoid misalignment of the two gates during TFT fabrication.
The gate misalignment could degrade the on-current and
subthreshold slope due to reduced gate controllability.16
However, a too larger overlap to avoid the misalignment
could increase the parasitic capacitance, which will worsen
the TFT dynamic performance.
In the extraction of TFT parameters, SS was defined
as SS = (∂logID/∂VGS)–1 around a maximum ∂logID/∂VGS
point.17 Since the constant mobility model is assumed in
this work, VTH and µ in the linear region were derived from
a linear fitting to the ID – VG curve at VD = 0.1 V, and those
in the saturation region were derived from a linear fitting to
ID1/2 – VG at VD = 15 V by using the equations shown in
Table 1. The transfer characteristics (ID – VG) are measured
in Fig. 4 for three different bias conditions and the extracted
device parameters from Fig. 4 are summarized in Table 2.
As shown in Table 1, the mobility in the linear region and
the µSAT with the SG bias should be identical for all three
gate-bias conditions while the extracted µSAT for TG or BG
being biased are proportionally decreased by the ratio of
CTI/CDI or CBI/CDI. From the µSAT models and the capaci-
tance in Table 1,
(28)
From Table 2, we confirmed that the measured µSAT
for TG or BG bias is decreased from µ in the linear region
and that the amounts of the decrease are consistent with Eq.
(28). In contrast, in the case of SG bias, the mobility in the
saturation region is comparable to the values in the linear
region. Therefore, the observed mobility degradations form m m m m mSAT
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SAT
BI
DI
or( ) . ( ) . .TG
C
C
BG
C
C
= = = =0 35 0 65
FIGURE 3 — Schematic cross section of a fabricated DG coplanar homojunction a-IGZO TFT.
FIGURE 4 — Transfer characteristics of the DG a-IGZO TFTs for top-gate
(TG), bottom-gate (BG), and synchronized-gate (SG) bias conditions.
TABLE 2 — Extracted parameters for DG a-IGZO TFTs under different bias conditions.
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TG and BG bias are mainly due to the applied constant bias
on one gate electrode and their difference disappears when
both top- and bottom-gate electrodes are connected to-
gether.
Furthermore, from the SS value in Table 2, we can
calculate the interface trap densities (NSS), which are sup-
posed not be different for all three bias conditions discussed
in this paper. It is assumed that the BG and TG interface
trap capacitances are the same (CBSS = CTSS) for conven-
ience; NSS = NTSS = NBSS. The calculated NSS is similar for
three bias conditions (not supposed to be different), which
supports the validity of our analytic models. The previously
reported µ and NSS for conventional single gate copla-
nar homojunction a-IGZO TFTs (12.4 cm2/V-sec and 7.3 × 1010
eV–1-cm–2, respectively)15 were also comparable with our
results. The device structure and fabrication details of the
single-gate coplanar homojunction a-IGZO TFTs are iden-
tical to the TFTs analyzed in this paper.
Lastly, to verify VD_SAT models, the ID – VD charac-
teristics are measured and shown in Fig. 5. If we assume
that the threshold voltages for different gate bias conditions
are similar, VD_SAT is mainly related to CTI or CBI. There-
fore, it is clear that the TFT saturation will take place earlier
in the following sequence: the TG, BG, and SG, respec-
tively, in agreement with Fig. 5. Hence, the proposed ana-
lytic models are in agreement with the measurement
results.
4 Application to AMLCDs
Table 1 implies that DG a-IGZO TFTs with the synchro-
nized bias condition can produce larger current and steeper
subthreshold swing  without increasing  the channel
width/length ratio (W/L) and/or the quality of the a-IGZO
film. In other words, the same amount of drain current and
sharp ON–OFF switching can be achieved with even
smaller W/L TFTs. This observation can be advantageous in
a pixel circuit designs for future AMLCDs. The future tech-
nology trends of AMLCDs are higher resolution (i.e., ultra-
high definition; 7680 × 4320 pixels), higher pixel density
(over 300 ppi), and refresh rate (240 Hz or higher). To fol-
low these trends, smaller and faster TFTs are required.18 In
this regard, the a-IGZO TFTs are considered as a leading
approach for achieving high pixel density on large panel size
because of its high mobility.19 In addition, we believe that
synchronized DG a-IGZO TFTs are more suitable than
regular a-IGZO TFTs in terms of larger current in the same
W/L and a steeper subthreshold swing.
FIGURE 5 — Output characteristics of the DG a-IGZO TFTs for TG, BG,
and SG bias conditions.
FIGURE 6 — Proposed AMLCD pixel circuit (top right), layout (left), and vertical cross section (bottom right) based on synchronized
DG a-IGZO TFTs.
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Figure 6 shows an example of the proposed pixel cir-
cuit with a synchronized DG TFT for AMLCD. In this pixel,
the switching transistor (TSW) is in the shape of an inverted
staggered structure with an additional gate electrode, the
top gate (TG). Moreover, TG and BG are fully overlapped
and tied together (synchronized) through the sync via. By
introducing an additional gate electrode, the parasitic capaci-
tance between the two gates and the source/drain overlap
could be increased. However, DG TFTs can have a smaller
W for the same amount of drain current. Therefore, a decrease
in device W can possibly cancel out a possible increase in
device capacitance.
5 Summary
The simple analytic models of DG a-IGZO TFTs with syn-
chronized bias conditions are developed and compared with
TG or BG only bias devices. From this work, we can con-
clude that the DG TFTs under the bias condition of VG =
VBG = VTG can simply be considered as conventional TFTs
with a gate capacitance of CDI = CBI + CTI and a threshold
voltage of VDTH = (CBIVBTH0 + CTIVTTH0)/CDI. Further-
more, it is shown that the DG TFTs with TG or BG bias
suffer from mobility and SS degradations. Therefore, two
gate electrodes need to be tied together in order to avoid
such degradations. The developed models are compared
with the measurement results of the DG coplanar homo-
junction a-IGZO TFTs. The congruence between the mod-
els and measurements suggest that the developed models
can successfully explain the electrical behaviors of the DG
a-IGZO TFTs. We believe that DG TFTs are a better choice
than single-gate TFTs for future AMLCDs and suggest a
new pixel circuit based on synchronized DG a-IGZO TFTs.
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